Timed Petri nets in performance exploration of simultaneous
multithreading
Zuberek, W.M.
in Petri Nets  Manufacturing and Computer Science, ed. P. Pawlewski, ch.13, pp.299312, Intech 2012 (ISBN 9799535107002).
Abstract:
The performance of simultaneously multithreaded processors is studied in
order to determine how effective simultaneous multithreading can be. In
particular, an indication is sought if simultaneous multithreading can
overcome the outoforder's "barrier" of the speedup (equal to 2). A timed
Petri net model of multithreaded processors at the instruction execution
level is developed, and performance results for this model are obtained by
eventdriven simulation of the developed model. Since the model is rather
simple, simulation results are verified (with respect to accuracy) by
statespacebased performance analysis (for those combinations of modeling
parameters for which the state space remains reasonably small).
Keywords:
simultaneous multithreading, instruction issuing, pipelined processors,
timed Petri nets, performance analysis, eventdriven simulation.
References:

Baer, JL., Microprocessor architecture: from simple pipelines
to chip multiprocessors; Cambridge University Press 2010.

Burger, D., Goodman, J.R., "Billiontransistor architectures: there and back
again"; IEEE Computer, vol.37, no.3, pp.2228, 2004.

Byrd, G.T., Holliday, M.A., "Multithreaded processor architecture";
IEEE Spectrum, vol.32, no.8, pp.3846, 1995.

Dennis, J.B., Gao, G.R., "Multithreaded architectures: principles, projects,
and issues"; in Multithreaded Computer Architecture: a Summary of the State
of the Art, Kluwer Academic, pp.172, 1994.

Eggers, S.J., Emer, J.S., Levy, H.M., Lo, J.L., Stamm, R.L., Tullsen, D.M.,
"Simultaneous multithreading: a foundation for nextgeneration processors";
IEEE Micro, vol.17, no.5, pp.1219, 1997.

Hamilton, S., "Taking Moore's law into the next century"; IEEE Computer,
vol.32, no.1, pp.4348, 1999.

Jesshope, C., "Multithreaded microprocessors  evolution or revolution";
in Advances in Computer Systems Architecture (Lecture Notes in
Computer Science 2823), pp.2145, 2003.

Murata, T., "Petri nets: properties, analysis, and applications";
Proceedings of the IEEE, vol.77, no.4, pp.541580, 1989.

Mutlu, O., Stark, J., Wilkerson, C., Patt, Y.N., "Runahead execution: an
effective alternative to large instruction windows"; IEEE Micro, vol.23,
no.6, pp.2025, 2003.

Patterson, D.A., Hennessy, J.L., Computer architecture  a quantitative
approach (4th ed.); Morgan Kaufmann 2006.

Reisig, W., Petri nets  an introduction (EATCS Monographs on
Theoretical Computer Science 4); SpringerVerlag 1985.

Sinharoy B., "Optimized thread creation for processor multithreading";
The Computer Journal, vol.40, no.6, pp.388400, 1997.

Tseng, J., Asanovic, K., (2003). "Banked multiport register files for
highfrequency superscalar microprocessor"; Proc. 30th Int. Annual Symp.
on Computer Architecture, San Diego, CA, pp.6271, 2003.

Ungerer, T., Robic, G., Silc, J., "Multithreaded processors"; The Computer
Journal, vol.43, no.3, pp.320348, 2002.

Wilkes, M.V., "The memory gap and the future of highperformance
memories"; ACM Architecture News, vol.29, no.1, pp.27, 2001.

Zuberek, W.M., "Timed Petri nets  definitions,
properties and applications"; Microelectronics and Reliability (Special
Issue on Petri Nets and Related Graph Models), vol.31, no.4, pp.627644, 1991.

Zuberek, W.M., "Mtimed Petri nets, priorities,
preemptions, and performance evaluation of systems"; in Advances in
Petri Nets 1985 (Lecture Notes in Computer Science 222), SpringerVerlag,
pp.478498, 1986.

Zuberek, W.M., "Dtimed Petri nets and modelling of
timeouts and protocols"; Transactions of the Society for Computer
Simulation, vol.4, no.4, pp.331357, 1987.

Zuberek, W.M., (1996). "Modeling using timed Petri nets
 discreteevent simulation"; Technical Report #9602, Department of
Computer Science, Memorial University, St. John's, Canada A1B 3X5, 1996.

Zuberek, W.M., "Modeling and analysis of simultaneous
multithreading"; Proc. 14th Int. Conf. on Analytical and Stochastic
Modeling Techniques and Applications (ASMTA07)}, a part of the 21st
European Conf. on Modeling and Simulation (ECMS'07), Prague, Czech Republic,
pp.115120, 2007.
Available in pdf.