


Two important issues for pipeline execution:

- ① Managing control signals for the "traveling" instructions through each stage.
- ② Dependency issues among instructions
 - a) Resource dependency among stages
eg. MIPS: WB and ID use same common hardware
 - b) Data dependency among instructions
eg. $I_1: R_1 \leftarrow R_2 + R_3$
 $I_2: R_4 \leftarrow R_1 + R_3$
 - c) Control dependency among instructions
eg. $I_1: \text{If } (R_2 = R_1) \text{ Then } PC \leftarrow PC + 4 + 100$
 $I_2: \dots$

Problem 1 is easy to solve.

eg. MIPS




The control signals are stored in the buffer memory to travel along the pipeline.


IDEAL OVERLAP (ONLY R-Type Instructions, No LW/SW Type, No Branch, No Data Dependence, No Resource Dependency)

Timing Diagrams Two Styles: 1) Gnat Diagram 2) Hennessey-Patterson Diagram

Gnat Diagram



HP Diagram



Calculating Execution Time for Ideal Overlap

$$T_P (\text{IDEAL}) = ((M-1) + N)t$$

↑ bubbles ↑ one inst/cycle

M = # of stages
N = # of Instructions
t = clock cycle

$$\text{Speed-up Ratio} = \frac{T_s}{T_p} \quad \left(\begin{array}{l} \text{Time of serial} \\ \text{Time of pipelined} \end{array} \right)$$

$$\therefore \frac{M \cdot N \cdot t}{(M-1 + N) \cdot t}$$

If $N \gg M$ Then Speed-Up Ratio $\rightarrow M$