

Superscaler Machines

Prelude: All the ideas related to removing/alleviating bottlenecks due to D-unit dependency (multiple d-units, virtual d-units)

IO } register renaming
OO }

OI } score boarding in conjunction with conditional issuing of instructions

Idea • In order issue, out of order execution
• Issue one inst at a time

i (Scalar)
 i_2 $I_u \rightarrow$ MIPS
 i_3 I_u
 i_4 I_u
 I_u

ie. There is no issuing bottleneck due to dependency

D-unit takes \emptyset time (Not in reality)


Superscaler

i_1
 i_2
 i_3
 I_u

The instructions are issued in parallel. Some may be conditionally.

Ex: Consider the program segment P (done before), after Register Renaming

Precedence Log



Mi: Virtual +er with buffer size 2
 Two multipliers *₁ *₂
 + time = 1
 * time = 2
 Iu time = 2
 No score board,

S1(*)	Iu	Iu	*	*				
S2(+)	Iu	Iu	+					
S3(*)	Iu	Iu	*	*				
S4(+)	Iu	Iu	①	+				
S5(+)	②	②	③	Iu	Iu	③	+	
S6(+)	④	④	④	④	Iu	Iu	+	

- ① S4 is issued to the available buffer in the +er
- ② S5 cannot be issued this time because of an OI dependency with S2
- ③ Since S2 is complete which makes a buffer in + available
- ④ Has to wait for ③ buffer to be free

M_2 : Virtual $+er$ with buffer size 2
 Two multipliers $*^1$ $*^2$
 $+ \text{ time} = 1$
 $* \text{ time} = 2$
 $Iu \text{ time} = 2$
 Same as M_1 except it has a
 Scoreboard.



- ② S_5 is conditionally issued to the scoreboard
- ③ Even though the input of S_5 is available, it will only be executed when $+er$ finishes its current inst S_4
- ④ S_5 gets all its input values when it goes through the scoreboard

Q. Where do we find parallelism in our programs?

- How do we package them?
- What kind of architecture would be suitable?

Consider the following code:

```
FOR I = 1 To 100 DO  
  A[I] ← B[I] + C[I]
```

Sequential machine vs Array Processor
In sequential processor: (Vector Processor)

- 100 Inst Mem Fetching
- 3 calculations for 3 operand addresses
→ Total 300 address calculations
- 300 data memory fetch (read/write)
- 100 additions
- 100 computations of branch target address
- 100 branch operations
- 100 increments of index (add operation)

Equivalently

$$A[1] = B[1] + C[1]$$

$$A[2] = B[2] + C[2]$$

...

$$A[100] = B[100] + C[100]$$

All independent of each other.

Inherent (logical) parallelism
And a machine which will exploit
that parallelism.

Vector Languages

- $A[1..100] \leftarrow B[1..100] + C[1..100]$

- $A \leftarrow B + C$