

Detecting Register Availability at the Hardware Level (Register Conflict Data Dependency)

Idea Associate counter C_i with register R_i .

We manipulate these counters in such a way that we maintain the following invariants

Invariants

- ① $C_i = 1$ iff R_i is being used (currently) by our instruction as an output register.
- ② $C_i = 0$ iff R_i is free (ie. R_i is not being used either as input or as output register by any currently executing register)
- ③ $C_i < 0$ iff R_i is used as input register by the currently executing instruction.

Detection of D-Unit Dependency and Register Dependency at the Hardware Level

Assume: $S_m: R_i \leftarrow D_n(R_j, R_k)$

① Test (Before issuing instruction)

- $b_n = \emptyset?$ (ie. D_n is free?)
- $C_i = \emptyset?$ (ie. R_i is free?)

In other words, R_i is not being used either as an input or as an output register by any of the currently executing instructions.

- $C_j \leq \emptyset?$ } ie. R_j and R_k are either
- $C_k \leq \emptyset?$ } free or only being used as a input register by any of the current instructions

Set (Before issuing instruction)

- $b_n \leftarrow 1$ } Reserve D_n
- $C_i \leftarrow 1$ } R_i is used as output
- $C_j \leftarrow C_j - 1$ } R_j and R_k used as inputs
- $C_k \leftarrow C_k - 1$ }

Issue


...

Execute

...

Reset (At the end of execution)

- $b_n \leftarrow \emptyset$ } Release D_n
- $C_i \leftarrow \emptyset$ } Release the output register
- $C_j \leftarrow C_j + 1$ } one less instruction
- $C_k \leftarrow C_k + 1$ } using R_j and R_k as inputted register.



How to Alleviate Bottlenecks due to:

- ① D-Unit Dependency
- ② Register Dependency

How to Alleviate Instruction Issuing Bottleneck due to D-unit dependency

- Solution
- ① More D-units (expensive!)
 - ② Virtual D-units

Virtual D-Units

Idea ① With each D-Unit we maintain a FIFO buffer (Instruction Buffer)

② When issuing an instruction to D_n , we place the instruction in the buffer B_n assuming there is an empty slot

③ D_n will execute instructions in the order they were sent - ie. FIFO.

④ We maintain a counter C_n (not as a flag as we did for non-virtual D-unit)

a) Initially $C_n =$ the max size of the buffer

b) Everytime an instruction is issued to B_n , $C_n \leftarrow C_n - 1$

c) Instruction is issued to B_n iff $C_n > 0$ (ie there is an empty slot)

d) After execution $C_n \leftarrow C_n + 1$

How to Alleviate Instruction Issuing Bottleneck Due to Register Conflict

$$S_i: I_i \rightarrow O_i$$

$$S_j: I_j \rightarrow O_j$$

Three types of Data Dependencies

- ① IO
- ② OI
- ③ OO


ex:

$$S_1: R \leftarrow P + Q$$

$$S_2: T \leftarrow R + S$$

$$S_3: R \leftarrow X * Y$$

$$S_4: A \leftarrow R + B$$



Register Renaming (It removes OO dependency and OI dependency among instructions)

	<u>Original Code</u>	<u>After Register Rename</u>
$S_1:$	$R \leftarrow P + Q$ _{OI}	$R_1 \leftarrow P + Q$ _{OI}
$S_2:$	$T \leftarrow R + S$ _{OO}	$T \leftarrow [R_1] + S$ _{OI}
$S_3:$	$R \leftarrow X * Y$ _{IO}	$[R_2] \leftarrow X * Y$
$S_4:$	$A \leftarrow R + Z$	$A \leftarrow R_2 + Z$