

Generic IPC

IPC with a bit more specifics.

REPEAT

c1: $IR \leftarrow IM[PC]$ // Instruction fetch
 c2: $PC \leftarrow PC + 4$ // Sequential implementation of PC
 c3: $OP \leftarrow DC(IR)$ // Calculate op code
 c4: $OPR_s \leftarrow IA(IR)$ // Calculate operands

execute state

Case	OP	OF
c5: Add:	$OPR_1 \leftarrow OPR_2 + OPR_3$	
c6: Lw:	$OPR_1 \leftarrow DM[OPR_2 + OPR_3]$	
c7: Sw:	$DM[OPR_2 + OPR_3] \leftarrow OPR_1$	
c8: J:	$PC \leftarrow OPR_1$	
c9: Beq:	If ($OPR_1 = OPR_2$) Then $PC \leftarrow PC + 4 + 4 * OPR_3$	

End Case
Goto Repeat

Legends:

- PC - Program Counter
- IR - Instruction Register
- IM - Instruction Memory
- DC - Opcode Decoder
- OP - Decoded Opcode
- IA - Operand Calculator
- OPR_s - Actual Operand(s) - OPR₁, OPR₂, OPR₃
- DM - Data Memory

IPC is written using RTL (HDL)

- ① Labels are used as control signals
 - ② Control Unit mimics the flow of controls of the IAC: FSM \rightarrow PLA
 (Automatic/Systematic)
 - ③ The other section: Static architecture is a collection of all the registers, arrays (memory), functional units
- Hardware Design