Modeling and analysis of simultaneous multithreading

Zuberek, W.M.

Proc. 14-th Int. Conf. on Analytical and Stochastic Modeling Techniques and Applications (ASMTA-07), a part of the 21-st European Conference on Modeling and Simulation (ECMS'07), Prague, Czech Republic, 4-6 June 2007, pp.115-120.

Abstract:

In simultaneous multithreading, several threads can issue instructions in each processor cycle. A simple and versatile timed Petri net model of simultaneous multithreading is proposed and is used to compare the performance of architectures with and without simultaneous multithreading. Performance results are obtained by event-driven simulation of net models and are verified by state-space-based analysis using combinations of modeling parameters for which the state space remains reasonably small.

Keywords:

Simultaneous multithreading, instruction issuing, pipelined processors, timed Petri nets, performance analysis, event-driven simulation.

References:

• Burger, D., Goodman, J.R., "Billion-transistor architectures: there and back again"; IEEE Computer, vol.37, no.3, pp.22-28, 2004.
• Burger, D., Goodman, J.R., "Billion-transistor architectures"; IEEE Computer, vol.30, no.9, pp.46-49, 1997.
• Byrd, G.T., Holliday, M.A., "Multithreaded processor architecture"; IEEE Spectrum, vol.32, no.8, pp.38-46, 1995.
• Dennis, J.B., Gao, G.R., "Multithreaded architectures: principles, projects, and issues"; in Multithreaded Computer Architecture: a Summary of the State of the Art, pp.1-72, Kluwer Academic 1994.
• Eggers, S.J., Emer, J.S., Levy, H.M., Lo, J.L., Stamm, R.L., Tullsen, D.M., "Simultaneous multithreading: a foundation for next-generation processors", IEEE Micro, vol.17, no.5, pp.12-19, 1997.
• Hamilton, S., "Taking Moore's law into the next century"; IEEE Computer, vol.32, no.1, pp.43-48, 1999.
• Jesshope, C., "Multithreaded microprocessors - evolution or revolution"; in Advances in Computer Systems Architecture (Lecture Notes in Computer Science 2823), pp.21-45, 2003.
• Mutlu, O., Stark, J., Wilkerson, C., Patt, Y.N., "Runahead execution: an effective alternative to large instruction windows"; IEEE Micro, vol.23, no.6, pp.20-25, 2003.
• Patt, Y.N., Patel, A., Friendly, D.H., Stark, J., "One billion transistors, one uniprocessors, one chip"; IEEE Computer, vol.30, no.9, pp.51-58, 1997.
• Patterson, D.A., Hennessy, J.L., Computer architecture - a qualitative approach, Morgan Kaufman 1996.
• Sinharoy B., "Optimized thread creation for processor multithreading"; The Computer Journal, vol.40, no.6, pp.388-400, 1997.
• Tseng, J., Asanovic, K., "Banked multiport register files for high-frequency superscalar microprocessor"; Proc. 30-th Int. Annual Symp. on Computer Architecture, pp.62-71, 2003.
• Ungerer, T., Robic, G., Silc, J., "Multithreaded processors"; The Computer Journal, vol.43, no.3, pp.320-348, 2002.
• Zuberek, W.M., "Timed Petri nets - definitions, properties and applications"; Microelectronics and Reliability (Special Issue on Petri Nets and Related Graph Models), vol.31, no.4, pp.627-644, 1991.