Enhanced interleaved multithreaded multiprocessors and their performance analysis

Zuberek, W.M.

Proc. 4-th Int. Conf. on Application of Concurrency to System Design (ACSD-04), Hamilton, Canada, 16-18 June 2004, pp.7-15.

Abstract:

In interleaved multithreading, the thread changes in each processor cycle, consecutive instructions are issued from different threads, and no data dependencies can stall the pipeline. Enhanced inteleaved multithreading maintains a number of additional threads which are used to replace an active thread when it initiates a long-latency operation. Instruction issuing slots, which are lost in pure interleaved multithreading, are thus used by instructions from the new thread. The paper studies performance improvements due to enhanced multithreading by analyzing a timed Petri net model of an enhanced multithreaded architecture at the instruction execution level.

Keywords:

Interleaved multithreaded architectures, distributed-memory multiprocessors, timed Petri nets, performance analysis, event-driven simulation.

References:

• Byrd, G.T., Holliday, M.A., "Multithreaded processor architecture"; IEEE Spectrum, vol.32, no.8, pp.38-46, 1995.
• Dennis, J.B., Gao, G.R., "Multithreaded architectures: principles, projects, and issues"; in Multithreaded Computer Architecture: a Summary of the State of the Art, pp.1-72, Kluwer Academic 1994.
• Govindarajan, R., Nemawarkar, S.S., LeNir, P., "Design and performance evaluation of a multithreaded architecture"; Proc. First IEEE Symp. on High-Performance Computer Architecture, Raleigh, NC, pp.298-307, 1995.
• Govindarajan, R., Suciu, F., Zuberek, W.M., "Timed Petri net models of multithreaded multiprocessor architectures"; Proc. 7-th Int. Workshop on Petri Nets and Performance Models (PNPM'97), St. Malo, France, pp.153-162, 1997.
• Hamilton, S., "Taking Moore's law into the next century"; IEEE Computer Magazine, vol.32, no.1, pp.43-48, 1999.
• Jensen, K., "Coloured Petri nets"; in Advanced Course on Petri Nets 1986 (Lecture Notes in Computer Science 254), pp.248-299, Springer-Verlag 1987. \bibitem {Je98} Kristensen, L.M., Christensen, S., Jensen, K., "The practitioner's guide to coloured Petri nets"; International Journal on Software Tools for Technology Transfer, vol.2, no.2, pp.98-132, 1998. \bibitem {Murata 1989} Murata, T., "Petri nets: properties, analysis and applications"; Proceedings of IEEE, vol.77, no.4, pp.541-580, 1989.
• Patterson, D.A., Hennessy, J.L., Computer architecture - a qualitative approach, Morgan Kaufman 1996.
• Reisig, W., Petri nets - an introduction (EATCS Monographs on Theoretical Computer Science 4); Springer-Verlag 1995.
• Sinharoy B., "Optimized thread creation for processor multithreading"; The Computer Journal, vol.40, no.6, pp.388-400, 1997.
• Smith, B.J., "Architecture and applications of the HEP multiprocessor computer System"; Proc. SPIE - Real-Time Signal Processing IV, vol. 298, pp. 241-248, 1981.
• Sohi, G.S., "Microprocessors - 10 years back, 10 years ahead"; in Informatics: 10 Years Back, 10 Years Ahead (Lecture Notes in Computer Science 2000), pp.209-218, 2001.
• Wang, J., Timed Petri nets; Kluwer Academic Publ. 1998.
• Zuberek, W.M., "Timed Petri nets - definitions, properties and applications"; Microelectronics and Reliability, (Special Issue on Petri Nets and Related Graph Models), vol.31, no.4, pp.627-644, 1991.
• Zuberek, W.M., "Performance comparison of fine-grain and block multithreaded architectures"; Proc. High Performance Computing Symposium 2000, Washington, DC, pp.383-388, 2000.
• Zuberek, W.M., "Performance analysis of enhanced fine-grain multithreaded distributed-memory systems"; Proc. IEEE Systems, Man and Cybernetics Conf., Tucson, AZ, pp.1101-1106, 2001.
• Zuberek, W.M., "Analysis of performance bottlenecks in multithreaded multiprocessor systems"; Fundamenta Informaticae, vol.50, no.2, pp.223-241, 2002.
• Zuberek, W.M., "Performance equivalence in the simulation of multiprocessor systems"; International Journal of Simulation, vol.3, no.1-2, pp.80-88, 2002.
• Zuberek, W.M., "Performance analysis of fine-grain multithreaded multiprocessors"; International Journal of Simulation, vol.4, no.3-4, pp.12-20, 2003.

Available in pdf and postscript.