Performance equivalence in the simulation of multiprocessor systems

Zuberek, W.M.

International Journal of Simulation, vol.3, no.1-2, pp.80-88, 2002.

Abstract:

In simulation-based performance evaluation, the simulation time is directly related to the complexity of the simulated systems. Since modern multiprocessor systems contain hundreds and even thousands of processors, simulation of such systems can be quite time-demanding. This paper studies multiprocessor systems with different numbers of processors but with the same utilizations of corresponding components; such systems are called performance equivalent. Performance equivalence can be used to simplify simulation-based performance analysis of complex systems by simulating much simpler systems which are equivalent with respect to performance to the original ones. It is shown that in some cases identifying performance equivalent systems is quite straightforward.

Keywords:

Multiprocessor systems, timed Petri nets, performance equivalence, discrete-event simulation.

References:

• Agarwal, A., 5Performance tradeoffs in multithreaded processors"; IEEE Trans. on Parallel and Distributed Systems}, vol.3, no.5, pp.525-539, 1992.
• Boothe, B. and Ranade, A., "Improved multithreading techniques for hiding communication latency in multiprocessors"; Proc. 19-th Annual Int. Symp. on Computer Architecture, Gold Coast, Australia, pp.214-223, 1992.
• Burger, D., Goodman, J.R., and Kaegi, A., "Memory bandwidth limitations of future microprocessors"; Proc. 23-rd Annual Int. Symp. on Computer Architecture, Philadelphia, PA, pp.78-89, 1996.
• Byrd, G.T. and Holliday, M.A., "Multithreaded processor architecture"; IEEE Spectrum, vol.32, no.8, pp.38-46, 1995.
• Chen, T-F. and Baer, J-L., "A performance study of software and hardware data prefetching scheme"; Proc. 21-st Annual Int. Symp. on Computer Architecture, Chicago, IL, pp.223-232, 1994.
• Govindarajan, R., Suciu, F. and Zuberek, W.M., "Timed Petri net models of multithreaded multiprocessor architectures"; Proc. 7-th Int. Workshop on Petri Nets and Performance Models, St. Malo, France, pp.153-162, 1997.
• Hamilton, S., "Taking Moore's law into the next century"; IEEE Computer Magazine, vol.32, no.1, pp.43-48, 1999.
• Hwang, K., Advanced computer architecture - parallelism, scalability, programmability; McGraw-Hill 1993.
• Jain, R., The art of computer systems performance analysis; J. Wiley & Sons 1991.
• Klaiber, A.C. and Levy, H.M., "An architecture for software-controlled data prefetching"; Proc. 18-th Annual Int. Symp. on Computer Architecture, Toronto, Canada, pp.43-53, 1991.
• Loh, K.S. and Wong, W.F., "Multiple context multithreaded superscalar processor architecture"; Journal of Systems Architecture, vol.46, pp.243-258, 2000.
• Murata, T., "Petri nets: properties, analysis and applications"; Proceedings of IEEE, vol.77, no.4, pp.541-580, 1989.
• Reisig, W., Petri nets - an introduction (EATCS Monographs on Theoretical Computer Science 4); Springer-Verlag 1985.
• Rixner, S., Dally, W.J., Kapasi, U.J., Mattson, P. and Ovens, J.D., "Memory access scheduling"; Proc. 27-th Annual Int. Symp. on Computer Architecture, Vancouver, Canada, pp.128-138, 2000.
• Rogers, A. and Li, K., "Software support for speculative loads"; Proc. 5-th Symp. on Architectural Support for Programming Languages and Operating Systems, pp.38-50, 1992.
• Wang, J., Timed Petri nets - theory and application; Kluwer Academic Publ. 1998.
• Wilkinson, B., Computer architecture - design and performance; Prentice Hall 1996.
• Zuberek, W.M., "Timed Petri nets - definitions, properties and applications"; Microelectronics and Reliability (Special Issue on Petri Nets and Related Graph Models), vol.31, no.4, pp.627-644, 1991.
• Zuberek, W.M., "Performance modeling of multithreaded distributed memory architectures", Proc. 2-nd Workshop on Hardware Design and Petri Nets, Williamsburg, VA, pp.63-82, 1999.
• Zuberek, W.M., "Approximate simulation of distributed-memory multithreaded multiprocessors"; Proc. 35-th Annual Simulation Symposium, San Diego, CA, pp.107-114, 2002.
• Zuberek, W.M., "Analysis of performance bottlenecks in multithreaded multiprocessor systems"; {\em Fundamenta Informaticae}, vol.50, no.2, pp.223-241, 2002.

Available in pdf and in postscript.