# COMP 2718: Software Development Tools: gcc and make

Slides adapted by Andrew Vardy (Memorial University) Originally created by Marty Stepp, Jessica Miller, and Ruth Anderson (University of Washington) http://www.cs.washington.edu/3904

# Outline

- We will look at the following software development tools:
- The gcc compiler
- The make build tool (usually used for C/C++)
- (later) The ant built tool (usually used for Java)
- Along the way we'll introduce some additional concepts:
  - Compiling and linking
  - Object files
- We will not focus on the actual programming language concepts, but on the tools themselves. So don't worry if you don't know or remember either Java or C/C++.

# C and Java

- We will discuss tools for software development, mostly with respect to C and Java
- C is one of the most well-used programming languages
  - C++ is the object-oriented successor to C
  - Yet C continues to be used, particularly for embedded systems
  - C/C++ are compiled languages. The compiler generates a machine language executable program.
- Java is also extremely popular and shares many of its objectoriented features with C++
  - Java programs are compiled to Java bytecode (not machine language)
  - Java bytecode runs on a Java Virtual Machine (JVM) which can be implemented on a wide array of platforms according to the Java slogan: "Write once, run anywhere"





# **Multiple Files**

- single-file programs do not work well when code gets large
  - compilation can be slow
  - hard to collaborate between multiple programmers
  - more cumbersome to edit
- larger programs are split into multiple files
  - each file represents a partial program or module
  - modules can be compiled separately or together
  - a module can be shared between multiple programs



# Header files (.h)

- header : A C file whose only purpose is to be #included (#include is like java import statement)
  - generally a filename with the . h extension
  - holds shared variables, types, and function declarations
  - similar to a java interface: contains function declarations but not implementations
- key ideas:
  - every *name*. c intended to be a module (not a stand alone program) has a *name*. h
  - name. h declares all global functions/data of the module
  - other . c files that want to <u>use</u> the module will #include **name**.h

## **Compiling large programs**

• Compiling *multi-file* programs repeatedly is cumbersome:

\$ gcc -o myprogram file1.c file2.c file3.c

- Retyping commands like this is wasteful:
  - often the required compile command is much longer for larger projects
  - even if one file is changed (e.g. file3.c) all files need to be recompiled; again this becomes really time consuming for larger projects
- We'll look at this through the following *Running Example*...

Running Example	hello.c hello.c /* Classic "hello world" program, split into three .c files. */
	<pre>#include "file2.h" #include "file3.h" #include "file3.h" #include "atdio.h&gt;</pre>
	<pre>int main(void) {     print_hello();     printf(");     printf(");     print('\n'); }</pre>
	file2.h /* Print "hello". */ void print_hello(void);
	file2.c
	#include "file2.h" #include <stdio.h></stdio.h>
	<pre>void print_hello(void) {     printf("hello"); }</pre>
	file3.h /* Prim: "world"// woid primt_world(woid);
	file3.c
	#include "file3.h" #include <stdio.h></stdio.h>
	<pre>void print_world(void) {     printf("world"); }</pre>



# **Running Example**

- The following solution is a bit better:
  - gcc -c hello.c

Generates hello.o

- gcc -c file2.c
  - Generates file2.o
- gcc -c file3.c
  - Generates file3.o
- gcc -o hello hello.o file2.o file3.o
  - Generates hello executable
- Yes, this was more work to type, but the .o files can be separately re-compiled if necessary
- Still it would be good to encode all of this in a script or something; Even better if files could be made to compile only when necessary

### make

- make : A utility for automatically compiling ("building") executables and libraries from source code.
  - a basic compilation manager
  - often used for C programs, but not language-specific
  - primitive, but still widely used due to familiarity, simplicity
  - similar programs: ant, maven, IDEs (Eclipse), ...
- **Makefile** : A script file that defines rules for what must be compiled and how to compile it.
  - Makefiles describe which files depend on which others, and how to create / compile / build / update each file in the system as needed.



### make Exercise

- figlet : program for displaying large ASCII text (like banner).
  - http://freecode.com/projects/figlet
- Download a piece of software and compile it with make:
  - download .tar.gz file
  - un-tar it
  - Iook at README file to see how to compile it
  - (sometimes) run./configure
    - for cross-platform programs; sets up make for our operating system
  - run make to compile the program
  - (optional) run sudo make install to install on your system
  - execute the program

### Makefile <u>rule</u> syntax target : source1 source2 ... sourceN command command

- source1 through sourceN are the dependencies for building target
- Make will execute the *command*s in order

Example:

. . .

myprogram : file1.c file2.c file3.c
 gcc -o myprogram file1.c file2.c file3.c

#### this is a tab THIS IS NOT spaces!!

- The *command* line must be indented by a single tab
  - not by spaces; NOT BY SPACES! SPACES WILL NOT WORK!







# **Separate Targets**

• Lets add multiple targets to our Makefile to build the .o files individually, then build the executable:

hello: hello.o file2.o file3.o
 gcc -o hello hello.o file2.o file3.o

hello.o: hello.c gcc -c hello.c

file2.o: file2.c
 gcc -c file2.c

file3.o: file3.c
 gcc -c file3.c

 This is better because changing one file will not require complete recompilation

# Rules with no <u>dependencies</u>

#### clean:

#### rm file1.o file2.o file3.o myprog

- make assumes that a rule's command(s) will build/create its target
- but if your rule does not actually create its target, the target will still not exist the next time, so the rule will <u>always</u> execute its commands (e.g. clean above)
- make clean is a convention for removing all compiled files

### Rules with no commands

#### all: myprog myprog2

```
myprog: file1.o file2.o file3.o
    gcc -o myprog file1.o file2.o file3.o
```

```
myprog2: file4.c
    gcc -o myprog2 file4.c
...
```

. . .

all rule has no commands, but depends on myprog and myprog2

- typing make all will ensure that myprog, myprog2 are up to date
- all rule often put first, so that typing make will build everything

### Variables NAME = value (declare) \$(NAME) (use) Note that Makefile syntax is similar to bash syntax but also differs (e.g. spaces Example Makefile: allowed in variable assignment) OBJFILES = file1.o file2.o file3.o PROGRAM = myprog\$(PROGRAM): \$(OBJFILES) gcc -o \$(PROGRAM) \$(OBJFILES) clean: rm \$(OBJFILES) \$(PROGRAM) • variables make it easier to change one option throughout the file

also makes the makefile more reusable for another project

#### **Adding Features to Example** OBJECTS = hello.o file2.o file3.o PROG = helloDisadvantages of this version: all: \$(PROG) Much longer! (we will fix this) hello: \$(OBJECTS) gcc -o \$(PROG) \$(OBJECTS) Advantages: Variables allow hello.o: hello.c customization gcc -c hello.c · The clean target allows us to file2.o: file2.c start from a gcc -c file2.c clean slate file3.o: file3.c gcc -c file3.c clean: rm -f \$(OBJECTS) \$(PROG)

## More variables

Example Makefile:

OBJFILES = file1.o file2.o file3.o PROGRAM = myprog CC = gcc CCFLAGS = -g -Wall

\$(PROGRAM): \$(OBJFILES)
 \$(CC) \$(CCFLAGS) -0 \$(PROGRAM) \$(OBJFILES)

- many makefiles create variables for the compiler, flags, etc.
  - this can be overkill, but you will see it "out there"

# **Special variables**

\*http://www.gnu.org/software/make/manual /html\_node/Automatic-Variables.html #Automatic-Variables

## Auto-conversions • Rather than specifying individually how to convert every .c file into its corresponding .o file, you can set up an *implicit* target: # conversion from .c to .o ← Makefile comments! .c.o: gcc \$(CCFLAGS) -c \$< • "To create *filename*.o from *filename*.c, run gcc -g -Wall -c *filename*.c" • For making an executable (no extension), simply write .c: .c: gcc \$(CCFLAGS) -o \$@ \$<

# **Final Version of Example**

